

## ABSTRACT

An integrated circuit chip package having a metal substrate core having two or more electrically isolated regions, wherein the electrically isolated regions of the metal substrate core may be coupled with voltage rails of an integrated circuit chip.

4 0 0 3 3 8 6 0 0 - 2 0 1 9 0 0